

## DE (BPCEC4010) Key for SET-1 (2021)

<b>Section – A 10 Questions ( 2 Marks each) total 20 Marks</b>					
<b>Q1</b>	<b>MCQ</b>				
A	ii				
B	i				
C	i				
D	iii				
E	i				
F	iv				
G	iv				
H	iii				
I	iii				
J	iii				
<b>Section – B 10 Questions ( 2 Marks each) total 20 Marks</b>					
<b>Q2</b>	<b>SAQ</b>				
A	Procedure 1 Mark and example 1Mark				
B	Finding $-y$ , 1Mark and correct answer 1 Mark				
C	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Statement ½ Mark</td> <td rowspan="3" style="vertical-align: top;">Associative law. A binary operator <math>*</math> on a set <math>S</math> is said to be associative whenever <math>(x * y) * z = x * (y * z)</math> for all <math>x, y, z \in S</math></td> </tr> <tr> <td>Formula ½ Mark</td> </tr> <tr> <td>Example 1 Mark</td> </tr> </table>	Statement ½ Mark	Associative law. A binary operator $*$ on a set $S$ is said to be associative whenever $(x * y) * z = x * (y * z)$ for all $x, y, z \in S$	Formula ½ Mark	Example 1 Mark
Statement ½ Mark	Associative law. A binary operator $*$ on a set $S$ is said to be associative whenever $(x * y) * z = x * (y * z)$ for all $x, y, z \in S$				
Formula ½ Mark					
Example 1 Mark					
D	Logic definition 1 Mark and simple circuit/block diagram 1 Mark				
E	Proper explanation 2 Mark				
F	Definition 1 Mark Explanation 1 Mark				
G	Basic logic definition 1 Mark and explanation 1 Mark				
H	Mod -5 definition 1Mark and explanation 1 Mark				
I	Proper explanation 2 Mark.				
J	Proper explanation 2 Mark.				
<b>Section – C 4 Questions ( 15 Marks each) total 60 Marks</b>					
<b>Q3</b>	<b>LAQ</b>				
<p><b>a</b> Any five</p> <ol style="list-style-type: none"> <li>1)             <ol style="list-style-type: none"> <li>1. The structure is closed with respect to the operator <math>+</math>.</li> <li>2. The structure is closed with respect to the operator <math>\cdot</math>.</li> </ol> </li> <li>2)             <ol style="list-style-type: none"> <li>1. The element 0 is an identity element with respect to <math>+</math>; that is, <math>x + 0 = 0 + x = x</math>.</li> <li>2. The element 1 is an identity element with respect to <math>\cdot</math>; that is, <math>x \cdot 1 = 1 \cdot x = x</math>.</li> </ol> </li> <li>3)             <ol style="list-style-type: none"> <li>1. The structure is commutative with respect to <math>+</math>; that is, <math>x + y = y + x</math>.</li> <li>2. The structure is commutative with respect to <math>\cdot</math>; that is, <math>x \cdot y = y \cdot x</math>.</li> </ol> </li> <li>4)             <ol style="list-style-type: none"> <li>1. The operator <math>\cdot</math> is distributive over <math>+</math>; that is, <math>x \cdot (y + z) = (x \cdot y) + (x \cdot z)</math>.</li> <li>2. The operator <math>+</math> is distributive over <math>\cdot</math>; that is, <math>x + (y \cdot z) = (x + y) \cdot (x + z)</math>.</li> </ol> </li> </ol>					

5) For every element  $x \in B$ , there exists an element  $x' \in B$  (called the complement of  $x$ ) such that (a)  $x + x' = 1$  and (b)  $x \cdot x' = 0$ .

6) There exist at least two elements  $x, y \in B$  such that  $x \neq y$ .

Comparing Boolean algebra with arithmetic and ordinary algebra

**5 Marks**

**b**


Finding F2 ( $F2 = x'y'z + x'yz' + x'y$ ) **3.5 Marks** and finding  $x, y$  and  $z$  (for ex.  $x=0, y=0$  and  $z=1$ ) **1.5 Marks**

**.OR**

**c** Implementation using given logic gates **3 Marks**

**d** Correct K-Map **3 Marks**, Function deriving **2 Marks**, function implementation **1 Mark** and function testing **1 Mark**

$$F = x'y + xy'$$




**Q4**

**LAQ**


**a** Decoder circuit/block diagram **3 Marks** and explanation **2 Marks**

**b** Circuit **3 Marks** and testing **2 Marks**



**OR**

**c** The design will get **3 Marks** and explanation design will get **2 Marks**




d

The design will get **3 Marks** and explanation design will get **2 Marks**

**Q5 LAQ**


a Circuit diagram **5 Marks** and explanation **3 Marks**



b Proper explanation **2 Marks**

OR

c ROM design **3 Marks** and explanation **3 Marks**




d

Different types of RAMs like Dynamic, Static explanation **4 Marks**

**Q6** LAQ


a Proper assumption (below diag.) **4 Marks** and explanation **4 Marks**




b Proper explanation **2 Marks**

OR

c Circuit **3 Marks** and explanation **2 Marks**



d Circuit **3 Marks** and explanation **2 Marks**



(Basic 2 input NAND using DTL)