QP (Reg. No										AR 18	
	GIET N	//AIN	CAN	APUS	AUT	ON	OM	OUS	G GU	NU	PUR	- 765022	
4		В. Т	Гech I	Degree	e Exar	nina	tions	, Dee	cemb	oer –	2020)	
				0		h Ser							
	ORINDA (BCS	SPC 50				020				
	CC	OMPU	TER	ORG	ANIS	ATIC	ON A	ND	AR	CHI	TEC	ΓURE	
					(0	CSE &	z IT)						
Т	ime: 2 hrs									Μ	Iaximu	um: 50 Marks	
	The fi	gures i	n the r	right ha	and ma	rgin	indic	ate m	arks	•			
]	PART – A: (Multiple Choic	e Ques	tions)							(1	x 10 =	= 10 Marks)	
<u>Q.1.</u>	Answer ALL questions												
a.	The organization and inte	rconne	ction	of the	variou	s con	npone	ents c	of a co	ompi	uter sy	ystem is	
	(i) Graphics				(ii) Ne	etwor	ks						
	(iii) Designing				(iv) A	rchite	ecture	e					
b.	First generation computer	s are c	haract	erised	by								
	(i) Mini-computers				(ii) Va	accun	n tube	es					
	(iii) Transistors				(iv) M	lagne	tic ta	pe					
c.	In a memory mapped I/O	system	n, whie	ch of tl	ne folle	owing	g will	not	be th	ere?			
	(i) IN					(ii) S	STA						
	(iii) LDA				(iv) A	DD							
d.	A pipeline is like												
	(i) House pipeline				(ii) A	gas li	ne						
	(iii) An automobile assem	bly lin	e		(iv)Bo	th (i)	and (ii)					
e.	Data hazards occurs when	1											
	(i) Some functional un	nit is	not	fully	lly (ii) Pipelines changes the order of read/w							of read/write	
	pipelined				access to operands								
	(iii) Machine size is limite	ed			(iv) G	reater	r perf	forma	ace lo	SS			
f.	A stack is												
	(i) A 16-bit memory add	ress sto	ored in	n the	(ii) A	16-bi	t reg	ister	in the	e mic	ropro	ocessor	
	program counter		DAL		<i></i>	0.1	• .	•	• .•				
	(iii) A set of memory loca	tions 11	n R/W	M	(1V) A	n 8-b	it reg	ister	in th	e mi	cropro	ocessor	
g.	Cache memory is				<i>/••</i> \			• , ,			r		
	(i) permanent storage					(ii) greater capacity than RAM(iv) faster to access than CPU registers							
1	(iii) faster to access than F							ess ti	han C	CPU :	regist	ers	
h.	The datapath for the MIP	S archi	tectur	e has 1									
	(i) 128 bits (110)				(ii	·	32 bi						
;	(iii)6 bits	totion t	hama	ntiana	ii) interes	<i>`</i>	8 bits	5					
i. In floating point representation the mantissa contains													
	(i) 24-31 bits (ii) 26 31 bits			(ii) 25-32 bits (iv) 26-32 bits									
:	(iii) 26-31 bits	notae 41		hmati -					mhe	r of		noth is	
j.	A digital circuit that gene	rates th	ie arit	imetic				•			•	ength 18	
	(i) Multiplier	onto			(ii) Bi	•				ior u	1110		
	(ii) Binary Increm	enter			(ii	1)	Mult	ipiex	ler				

(2 x 5 = 10 Marks)

PART – B: (Short Answer Questions)

Q.2. Answer ALL questions

- a. What are the characteristics of RISC?
- b. What is virtual memory?
- c. What is the Flynn's classification of computers?
- d. Subtract 1010100 1000011 using 2's complement.
- e. Explain cache memory system.

PART – C: (Long Answer Questions) (6 x 5 = 30 Marks)

Answer ANY FIVE questions						
3.	Discuss about Booth's multiplication algorithm					
4.	Draw and explain addition and subtraction of floating point numbers					
5.	What is the difference between memory mapped I/O and I/O mapped IO? state the advantages and disadvantages.					
6.	Draw the hierarchy of memory. Why memory hierarchy is important in computer system?					
7.	Elaborate functional units of a computer					
8.	Differentiate RISC and CISC.	(6)				
9.	Differentiate between static RAM and dynamic RAM.	(6)				
10.	Explain pipelining and its factors. Mention advantages and disadvantages of pipelining.	(6)				

--- End of Paper ---