Registration no:																
Total Number of Pages: 02					210	0 210				210			21	B.Tech PCEC4401	210	
			7 <sup>th</sup> S	Semes	ter R	egula	ar / B	ack I	Exami	inatio	n 20	16-17	7			
		DD A NOW	A 1771	r ni	03.4T			DESI			OTD.	T () A T		a II	<b>.</b>	
		BRANCH:	AEI	E, BI	OME			LEE, 3 Ho		ELE	CIR	ICAI	ے, ETC	C, IE	E	
210		210			210	M	ax M	arks	70		210	)		21		210
		Answer Q	Juecti	ion N	0.1 w	•		E:Y2		nd aı	w fix	ze fro	m the	ract		
			_					_	-	niu ai 1 indi	-			i i est.		
Q1	Answer the following questions:												(2 x 10)			
_	a) Fill up the columns under NMOS and PMOS with the words "positive" or															
210		"negative" ap	propi	riately	210			210			210	)		21		210
		Param					]	NMO	S		PMO	OS				
		Substrate Bias Voltage														
]	Threshold Voltage  b) Differentiate between a Short Channel and a Narrow Channel device?															
	c) Write down at least two advantages and two disadvantages of the pseudo										seudo	=				
210	٩/	nMOS logic of	_		210		_	210			210	)		21		210
	d) e)	Define the ter When is a MO			-			-	ion m	ode?						
	f)	What are the capacitances associated with MOST?														
	g) h)	Draw the layout diagram of a two input NOR gate.  Draw an XOR gate using TG implementation.														
	i)	What is the								CMO	S In	verter	? Giv	e the	e	
210	<b>:</b> )	equation.									210					
•	j)	GIVE the Civi	OS III	прист	Ciitat	ion o	ı a sı	Laic	11.							
Q2	a)	Determine the	e valı	ies of	$C_{ox}$ a	nd γ	, if $t_{o}$	x = 2	22 Å a	$nd N_{A}$	$_{4} = 3$	<i>X</i> 10	) <sup>17</sup> cm	<sup>-3</sup> in	a (5)	
		MOST.														
]	b)	A <i>p</i> -type well	l in a	130 n	m tec	chnol	ogy h	as $N_{A}$	= 3×	10 <sup>17</sup> c	$m^{-3}$ .	Find	the li	mitin	g (5)	
		value of depl														
210		region. 210			210			210			210			21		210
Q3	a)	$\frac{\text{Design a tra}}{F} = (x + yz)$					_				-	ent t	he fu	nctio	n (5)	
]	b)	Define the to illustrations.	erms	rise	time,	fall	time	and	propa	gatio	n del	lay w	ith su	iitabl	e (5)	
210		210			210			210			210	)		21		210

What is the Dynamic Logic? What is its drawback? Explain. **(5) Q4** b) What is Domino CMOS logic? Mention its drawbacks. Give an example. **(5) Q5** With the help of suitable diagrams show the fabrication of a CMOS Inverter (8+2)using the p-tub technology. Name two products that you use in your daily life that you know have used VLSI technology. **Q6** Discuss testing Techniques in VLSI. **(5)** Discuss the operating modes of DRAM. **(5)** b) **Q7** An nMOS transistor has W=4.5µm and L=0.6µm with process parameters k'n (10)=  $110 \mu A/V$  and Vtn = 0.6V. For each of the cases below, identify the region of operation (cutoff, linear, saturation) and calculate the drain current. Assume V = 0V and VDD = 2.2V. a. VGS = 2V, VDS = 1Vb. VGS = 2V, VDS = 2Vc. VGS = 0.5V, VDS = 2Vd. VGS=0.6V, VDS=1V **Q8** Write short answer on any TWO:  $(5 \times 2)$ LOCOS technique **Energy Band Diagram of MOST** b) **FPGA** c) Dynamic Shift Register