

Registration no:

--	--	--	--	--	--	--	--	--	--

Total Number of Pages: 02

B.Tech.
PCEC4401

7th Semester Regular / Back Examination 2017-18

VLSI Design

BRANCH: AEIE, BIOMED, ECE, EEE, EIE, ELECTRICAL, ETC, IEE

Time: 3 Hours

Max Marks: 70

Q.CODE: B240

Answer Question No.1 which is compulsory and any five from the rest.
The figures in the right hand margin indicate marks.

Q1 Answer the following questions: (2 x 10)

- State Regularity and Modularity in relevance to VLSI design.
- What is the difference between positive & negative photoresist.
- Draw the circuit diagram for function $Y = (A.\bar{B} + C).D$ using CMOS design style.
- What is the limitation of a nMOS transistor when it is used as a pass transistor?
- The distance between drain and source diffusion regions is called as-
 - Channel width.
 - Channel length.
 - Channel
 - Gate
- What is the significance of rise time and fall time.
- How does the programming of a Flash memory cell is done.
- List any four electrical faults that can arise in a faulty chip.
- What types of generators are used to generate test patterns.
- Draw the voltage transfer curve for two cross-coupled inverters with proper labeling of operating points.

Q2 a) Consider a CMOS inverter circuit which contains following parameters $V_{DD} = 3.3V$, $V_{T0,n} = 0.6 V$, $V_{T0,p} = -0.7 V$, $K_n = 200 \mu A/V^2$, $K_p = 80 \mu A/V^2$. (5)
(i) Find the noise margin of the circuit for logic high with proper derivation of parameters.
(ii) Find the noise margin of the circuit for logic low with proper derivation of parameters.
b) Draw and explain the energy band diagrams for a pMOS and nMOS structures operating under inversion and accumulation conditions. (5)

Q3 a) Consider the following P-channel MOSFET Process. Substrate doping $N_D = 10^{15} \text{ cm}^{-3}$, polysilicon gate doping density $N_D = 10^{20} \text{ cm}^{-3}$, gate oxide thickness $t_{ox} = 650 \text{ Angstrom}$ and oxide interface charge density $N_{ox} = 2 \times 10^{10} \text{ cm}^{-2}$, $\epsilon_{si} = 11.7 \epsilon_0$ and $\epsilon_{ox} = 3.97 \epsilon_0$ for the dielectric coefficient of silicon and silicon dioxide respectively. (5)
(a) Calculate the threshold voltage V_{T0} for $V_{SB} = 0$.
Determine the type and amount of channel ion implantation which are necessary to achieve a threshold voltage of $V_{T0} = -2 V$.
b) What do you understand by MOSFET scaling? Describe some of the short channel effects that appear while performing scaling of MOS devices. (5)

Q4 a) Design a resistive load inverter with $R = 1 \text{ k}\Omega$, such that $V_{OL} = 0.6 V$. The enhancement type NMOS driver transistor has the following parameters. (5)
 $V_{DD} = 5 V$, $V_{T0} = 1 V$, $\beta = 0.2 \text{ V}^{1/2}$, $\lambda = 0$, $\mu_n \cdot C_{ox} = 22 \mu A/V^2$.
(a) Determine the required W/L.
(b) Determine V_{IL} and V_{IH} .

b) What do you understand by the term Minimum Feature Size? Why interconnect delay becomes more dominant when we go for sub-micron CMOS technology circuit designing? **(5)**

Q5 **a)** Discuss different levels of design abstraction with Y- chart. **(5)**

b) Design a 4:1 MUX by using pass transistor logic. **(5)**

Q6 **a)** Compare and contrast between pass transistor and transmission gate logic circuit designing. **(5)**

b) Calculate the equivalent W/L of the two nMOSFETs with $W1/L$ and $W2/L$ connected in series. For simplicity, neglect the body effect, i.e., the threshold voltages of individual transistors are constant and do not depend on the source voltages. **(5)**

Q7 Describe the Precharge & Evaluate logic with regards to Dynamic CMOS logic circuits. What do we do for rectifying the limitation of Dynamic logic circuits? **(10)**

Q8 **Write short answer on any TWO:** **(5 x 2)**

a) CMOS p-well fabrication process.

b) Semi-Custom VLSI design style.

c) Static Random Access Memory (SRAM).

d) Built-in Self Test (BIST).