Registration No :																
Tota	Total Number of Pages : 02 B.Tech															
5 th Semester Regular Examination 2017-18 Advanced Computer Architecture BRANCH: CSE Time: 3 Hours Max Marks: 100 Q. CODE: B310 Answer Question No.1 and 2 which are compulsory and any four from the rest.																
The figures in the right hand margin indicate marks. 210 210 210 210 210 210 210																
Q1	a) b) c)	Answer the following questions: multiple type or dash type 80386 Microprocessor isbit processor. In Super Scalar architecture instruction scheduling is i)Static ii) Dynamic iii) Hybrid iv) Pseudostatic Array Processor is										x 10)				
210	d) e)	i)SISD ii) MISD iii) SIMD iv) MIMD The number of Control Units in Vector Processor is i)one 2ii) two iii) four iv) n Bisection width of N X N mesh network is									210					
	f) g) h)	The number of switches required for N X N Dynamic network is Type of memory used in set-associative cache is i)Static ii) Dynamic iii) Associative iv) Pseudostatic The technique used in Virtual memory is i)paging ii) segmentation iii) either (i) or (ii) iv) both (i) and (ii)														
210	i) Type of control unit used in PISC is										210					
Q2	a)									(2	x 10)					
210	b) c) d) e)	What is Flynr What do you What do you Whether for s pipeline syste	mear mear single em? J	n by C n by A instru ustify	Cache ddres uction	cohe ss spa exec	ace? cution	non-լ	·	•	²¹⁰ stem i	s bet	ter th	210 an		210
	f) g)															
210	h) i) j)	How overlapp Explain with e State Amdah To multiply 18	exam _l I's lov	ole. v and	expla	in.		210			210		·	210	•	210
Q3	a)	Assume a cache miss penalty is 100 clock cycles, and all instructions take 1.0 clock cycles. Let the average miss rate is 2%, there is an average of 1.5 memory references per instructions, and the average number of cache misses per 1000 instructions is 30. What is the impact on the performance and									·	(10)				
210	b)	calculate the What are the			_								e?	210		(5)
Q4	a) b)	What do you and Efficiency What is a SP each.	y for F	Pipeli	ne, Sı	uper p	oipelir	ne an	d Sup	er sc	alar a	rchite	cture	· •		(8) (7)

Q5	a) b)	What is a Pipeline Hazard? How control hazard is detected and resolved? Explain with example. What is THUMB? How THUMB instructions are executed by ARM? Is it advantageous?									
Q6	a) b) c)	Distinguish and Differentiate. UMA Vs. NUMA RISC Vs. CISC Super scalar architecture Vs. VLIW architecture									
Q7 ₂₁₀	a) b)	What is Interconnection network? Draw a Shuffle network and explain the communication mechanism. Whether array processor is same as vector processor? Justify your answer.									
Q8	a) b)	What is virtual memory? How a logical address is mapped to physical address in virtual concept? Explain with example and diagram. What are the page replacement algorithms are used in virtual memory? Explain each.									
Q9	a) b) c) d)	Write Short Notes Distributed memory I/O subsystem Cloud computing Microcontroller		210	210	210	(5 x 3) ²¹⁰				
210		210	210	210	210	210	210				
210		210	210	210	210	210	210				
210		210	210	210	210	210	210				
210		210	210	210	210	210	210				