Registration No. :		312									
--------------------	--	-----	--	--	--	--	--	--	--	--	--

Total number of printed pages - 2

B. Tech

BCSE 3309

## Fifth Semester (Special) Examination – 2013

## COMPUTER ARCHITECTURE AND ORGANIZATION - I

**BRANCH: CSE** 

**QUESTION CODE: D304** 

Full Marks - 70

Time: 3 Hours

Answer Question No. 1 which is compulsory and any five from the rest.

The figures in the right-hand margin indicate marks.

1. Answer the following queations:

2×10

- (a) What do you understand by computational models
- (b) 64 K memory contains how many worth of 8 bits each?
- (c) The sum of -6 and -13 using 2's complement addition is?
- (d) What are the different types of fields that are part of an instruction?
- (e) Distinguish between Pipelining and Replication.
- (f) What are data dependencies between instructions?
- (g) What is delayed branching?
- (h) Write the major difference between pipelined processors and superscalar processors.
- (i) What do you understand by The Hypercube?
- (i) What is software pipelining?
- 2. (a) Describe the various levels of abstraction of architecture and computer systems.
  - (b) What is a Design space? Explain how do you represent it by DS-trees. 5

P.T.O.

Summarize all forms of parallelism that can be exploited at different 3. (a) processing levels of a computer system, including both uniprocessor and 5 multiprocessor approaches. What are the relationship between Languages and parallel architecture? 5 (b) 4. Explain various branch predication schemes with examples. 10 5 Explain the concept of Instruction scheduling in ILP-processors. 5. (a) Write clearly the instruction issue policies of scalar processors. 5 (b) What is Register renaming? Explain with suitable example. 5 6. (a) Give the pipelined instruction processing in the Pentium. 5 (b) Write the principles of VLIW architecture 5 7. (a) Describe the various connectivity issues of data-parallel computers. 5 (b) Write shorte notes on any two of the following. T, GUN 5x2 8. Application Scenarious of Pipelines (a) Instruction Dispatch Scheme (b) The Recorder Buffer (C)

MIMD Architectures.

(d)