	210	210	210	210	210	210	210
ı	Reg	istration No :					
Tota	al N	umber of Pages : 02					.Tech
Ar	210 1 SW (0	Max Tim Q.C	IZATION & ARG NCH : CSE Marks : 100 e : 3 Hours ODE : F254	CHITECTURE	210	210 EWO
	210	040		m Part-III.	040	040	210
		The ligh	ares in the righ	•	muicale marks	•	
Q1	b) c)	Only Short Answer To The main memory of p What are the steps inv In which addressing m	ersonal computer olved in an instruction ode, the operand	is made up of tion cycle? is given explicitly	in the instruction	·	2 x 10)
	d) e) f) g) h) i)	State some of the com Status bit is also called. What is it so called, the and obtained its content State SIMD representate Write the basic composition. Define vertical micro	ne average time rate. nt? ntion. nents in a micropr	equired to reach	-	·	210
	j) :10	vertical code? Suppose the cpu is but	sy but you want to	stop and do son	ne other task. Hov	w do you₀do it?	210
Q2	b) c)	Illustrate the requirement	can evaluate the control contr	e expression : n? and the different	(A*B)+(C*D)+(E* ways in which th	F) in a single	(6 x 8)
	d)	Analyze the partition advantages and disadvantages and disadvantages and disadvantages and disadvantages R1,R2 of a effective address of the a. Store R4,10(R2)	vantages? hardware method computer contair	s to establish pric the decimal val	ority? lues 1100 & 340		210
	210	c. Load 14(R1),R3	210	210	210	210	210
		d. Add (R1)+,R4e. R3,25(R1,R2)					
	i) j)	d. Add (R1)+,R4 e. R3,25(R1,R2) What are the major diff Explain what are the di Develop the two hardw Design Flynn's classific Using Booth's multiplic signed 2's compliment	fferent hazards? I rare methods to estation of computer ation algorithm per numbers.	How do we avoid stablish priority?	them?		210

210		210	210	210	210	210	210	210					
	Part-III Only Long Answer Type Questions (Answer Any Two out of Four) How DMA (Direct Memory Access) controller works? Explain with diagram.												
210	Q4	210 F(x)=m(0,1,	d solve the expre ,2 ^{,3} ,4,6,7,9,11,12 gic OR & AND ga	ssion using 4 var 2,14,15). Design t tes.	iable K-Map. he circuit diagrai	m of the express		(16) 210					
210	Q5	example. A block size of Each cache	computer has a 2 of 32 Bytes. The e tag directory e	performance of r 256 KByte, 4-way processor sends ntry contains, in tent bit. Find out	set associative, v 32 bit addresse addition to add	write back data c es to the cache of dress tag, 2 vali	ache with controller. d bits, 1	(16) 210					
	Q6	Give briefly	structure of the v	arious levels of R	AID structure.		((16)					
210		210	210	210	210	210	210	210					
210		210	210	210	210	210	210	210					
210		210	210	210	210	210	210	210					
210		210	210	210	210	210	210	210					
210		210	210	210	210	210	210	210					