Reg	gistra	ation no:											
210		210		210	<u> </u>	210			210		210		210
Total	Num	ber of Pages:	02									B.Ted FECE640	
			CO	MPUTI	ER SY: H:AEII	ck Exam STEM A E, ECE, l ne: 3 Hou	RCHITI EIE, ET	ECTU	JRE				
210		210		210	Max	Marks:	70		210		210		210
		Answer Qu	estion N he figure								the rest.		
		•	no ngar	,	o ngin	· ·········	u.g			ai itoi			
Q1		Answer the f										(2 x 10)
010	a)	"Hardwired co		it is fast ²¹⁰	er thar	n micro p 210	rogram		contro	ol unit."	-		210
210	b)	What are the			oth's a		? Write			ignifica	nce to		210
	-,	computer per	formance	€.									
	c)	Registers R1											
		4600. What is following instr			dress	of the m	emory o	opera	ind in	each o	f the		
					2) R5								
	d)	i) Load 20 (R1),R5 ii) Add -(R2),R5 Define the two parameters responsible for single/multi block data transfer											
210	,	between men	nory and								210		210
210		performance.				210							210
	e)	Consider an S											
		8K rows and takes four clock cycles to read each row. Find out the refresh overhead at a clock rate of 133 MHz.								erresn			
	f)												
	,	instructions of								,			
	g)	What is a Pro	gram Co	unter?	State t	the role of	f the pr	rograr	m cou	ınter in			
210	L .\	adressing.		210:	١ ٥	_ 44940 _		4: ::\	\2 + 0		210		210
210	h)	Write down or instructioniii)											210
	i)	Define the two									Jaon.		
	,	commercial n							Ū				
	j)	How many 12		√ using	chips	are need	ed to p	provid	e a m	emory	capacity		
		of 2048 bytes	5?										
Q2	a)	Explain the co	oncept of	f Memo	ry inte	rleaving v	with sui	itable	diagr	am.		(5)	
210	b)	Write short no									210	(5)	210
03	۵,	What is Steel										(E)	
Q3	a) b)	What is Stack What is ROM							mem	ory sta	CK.	(5) (5)	
	IJ	vviiat is itOlvi	i i iow u	06311	Oivi uli	icio iiuli	·	CIVI.				(5)	
Q4	a)	Define the ba	sic forma	at used	to repr	resent the	e floatir	ng-poi	int nu	mbers.	Also	(5)	
	•	define the cor	ncept of i	normali	zation	and bias	ing with	n som	e exa	mples.			
	b)	Show the step										(5)	
210		help of a flow algorithm.	chart and	a perior 210	ın mul	upiicatior 210	101 (-13	o) and	ม (-8) 210	using E	210		210
		aigonumi.											
Q5	a)	Briefly explair	n high – s	speed a	dder?	Discuss	design	of hig	gh sp	eed add	ders.	(5)	

	b)	What do you	mean by Bus and e	xplain bus interco	onnection.		(5)	
Q	•	A virtual mem blocks. The as	(5)	210				
		Page		Block				
		0		3				
		1		1				
		4		2				
		6		0				
0 210	b)	Find a list of a used by CPU. Write an asse E = (A + B) / (Using:	(5)	210				
		a) General reg	gister computer witl ccumulator type co			n.		
) 210		with suitable of	mapping, associati diagrams? What is t ? Give example in s	the benefit of usin	g a cache memo		(10)	210
Q	88 a) b) c) d)	Hardwired cor Address, data Stack based p	nswer on any TWo ntrol unit and instruction reg processor organizat d vertical microinstr	gister. iion			(5 x 2)	
0 210)	210	210	210	210	210		210
0 210)	210	210	210	210	210		210
210)	210	210	210	210	210		210