	210	210	210	210	210		210	21
-								
R	egis	stration No :						
Tota	al Nu	Imber of Pages :	02					B.Tech
	210	²¹⁰ 5 th s	Semester Regu	lar / Back Ex	amination 20	18-19	210 PET	T5H002
		•	DIGI	TAL VLSI DE	SIGN			
				NCH : ECE,				
				ime:3 Hour ax Marks:10				
				.CODE : E22				
An		r Question No.1 (-	
	210	210 The f	210 igures in the ri	from Part-III.			210	21
			igures in the h	gint nanu ma	igin maicate	marks.		
Q1		Short Answer Typ	o Questions (Ar	Part-I				(2 x 10)
QI	a)	What are the typica			nMOS and pM	IOS respective		(2 × 10)
	b)	What do you unde		tio? Why it is a	an important pa	rameter in de	signing	
	C))	CMOS based circu Define the terms M		ality. 210	210		210	21
	d)	Name the different	capacitances ass	ociated with a				
	e) f)	Draw a dominoCM Draw a circuit diag						
	g)	What do you under				based circuit:	s?	
	h)	What is a pass tran	sistor? Mention t	he limitations of	of these.			
	i) j)	What do you under What is stuck-at far		in context of fa	abrication techr	10logy?		
	210	210	210	210	210		210	21
22		Focused-Short Ar	nswer Type Que	Part- II stions- (Answ	er Anv FIGHT	out of TWFI	VF)	(6 x 8)
	a)	Draw a neat and	properly labelle	d diagram of	-		,	(• / •)
	b)	domains. Explain the Compare and control	-	•	constant voltao	ne scalina met	hode in	
	5)	terms of area, pow			constant voltag	e scaling met	1003 11	
	C)	Draw a circuit di		•	•	-	•	
	210 d)	technology. Explain What do you under		210 annel effects?	Explain.		210	21
	e)	Consider a CMOS						
		V _{To,n} = 0.8 V Power supply is 5	′, μ _n . C _{ox} = 50 μA/ V. Both transistor				n. Total	
		Output load capaci	tance is C _{out} = 2 p	F which is ind	ependent of tra	nsistor dimens	sions.	
			ermine the chanr n that the switchir					
	210		e is 5 ns. $_{210}$	210	210 210		210	21
		• •	culate the average	e propagation	delay for the c	ircuit designed	d in the	
	f)	Draw the CMOS ba	part. ased circuit diagra	am for the func	tion F = A'B +C	;'(A'+B).		
	g)	What is a ring osc	illator? Explain w			· /	jes and	
	h)	limitation of ring os Design a 6 to 1 mu		ss transistor lo	aic			
	i)	What do you under	stand by prechar	ge and evaluat	ion in context o			
	210	If a domino gate i during evaluation.	210	210	210	any other tra	ansition	21

210		210	210	210	210	210	210	210
		j)	Draw a layout diagr diagram.					
		k)	What are domino CN circuits.			ge sharing pro	blems in these	
210		I) 210	Compare between F	210	210	210	210	210
	Q3		Long Answer Type Find the values of h inverter with proper of	Questions (Answe) for a CMOS	(16)
	Q4		With the help of clea		he fabrication ste	ps for a n-well	based CMOS	(16)
210	Q5	210 a)	inverter. 210 Write a note on : Current monitoring II	210 DDQ technique.	210	210	210	210 (8)
	Q6	b) a) b)	Built in Self test. Write a note on : VLSI design rules. CAD tools.					(8) (8) (8)
210		210	210	210	210	210	210	210
210		210	210	210	210	210	210	210
210		210	210	210	210	210	210	210
210		210	210	210	210	210	210	210
210		210	210	210	210	210	210	210
210		210	210	210	210	210	210	010