ı	Registration No ²¹⁰	210	210
Total N	lumber of Pages : 01	B.Tec PCS5I00	
	5 th Semester Regular / Back Examination 2018-19 ADVANCED COMPUTER ARCHITECTURE 210 210 BRANCH : CSE 210 Time : 3 Hours Max Marks: 100	210	210
Answ	Q.CODE : E488 er Question No.1 (Part-1) which is compulsory, any EIGHT from Part-II a from Part-III. The figures in the right band margin indicate marks	and any TWO)
	The figures in the right hand margin indicate marks.	210	210
Q1 a) b) c) d)	Part- I Short Answer Type Questions (Answer All-10) Justify how RISC supports pipelining. Show the relationship of CPI with the performance of a computer. What is the importance of MFLOP over MIPS in computer designing.	(2 x 10	
e) f) g) h) i)	Derive the expression of throughput of a pipelined computer. 210 Differentiate between WAW and WAR hazard with examples of each.	210 n their	210
Q2 a) b) c) d)	Differentiate between Synchronous and Asynchronous Pipelining. State the difference between RISC and CISC computers. Suppose that we are considering an enhancement that runs 10times faster the original machine but is only usable 40% of the time. What is the overall spe gained by incorporating the design? Describe Flynn's classification with their figure. 2Give 3 examples of page replacement techniques with example.	an the ed up	210
g) h) i) j) k)	Describe different Pipeline hazards with their examples. Explain two techniques to overcome RAW hazard. Write 6 network topologies with their advantages.	e.	
Q3	Long Answer Type Questions (Answer Any Two out of Four) Write 6 cache optimization techniques.	210 (16)	210
Q4	Suppose that in 1000 memory references there are 40 misses in the first le cache and 20 misses in the 2nd level of cache. Assuming the miss penalty from cache to memory is 200 clock cycles, the hit time of L2 cache is 10 clock cycle hit time of L1 is 1 clock cycle and there are 1.5 memory references per instructional calculate average memory access time	the L2 es, the	210
Q5	Write the use of virtual memory and then justify paged segmentation scheme.	(16)	
Q6	Describe the techniques to overcome the cache coherence problem	(16)	