Registration No :					

Total Number of Pages : 02

B.Tech. PCEC4202

4th Semester Back Examination 2017-18
DIGITAL ELECTRONIC CIRCUIT
BRANCH: AEIE, BIOMED, CSE,
ECE, EEE, EIE, ELECTRICAL, ETC, IEE, IT, ITE

Time: 3 Hours Max Marks: 70 Q.CODE: C667

Answer Question No.1 which is compulsory and any five from the rest.

The figures in the right hand margin indicate marks.

Answer all parts of a question at a place.

Answer all parts of a question at a place.							
Q1		Answer the following questions :					
	a)	Convert decimal number 214 to its octal equivalent.					
	b)	Draw the logic symbols and truth tables of universal logic gates.					
	₂₁ C)	Solve the given expression using consensus theorem. A'B'+AC+BC'+B'C+AB	210				
	d)	Define the terms: mInterm and maxterm.					
	e)	Define the terms: entity and attribute.					
	f)	Write the behavioral model of a simple AND gate.					
	g)	Differentiate between inertial and transport delays.					
	h)	What is VLSI and what are its advantages?					
	210)	Draw the logic symbols of Multiplexer and Demultiplexer.	210				
	j)	Write any four differences between RAM and ROM.					
Q2	a)	Subtract 101011_2 from 111001_2 using 1's complement and 2's complement methods.	(5))			
	b)	Convert the given expression in standard POS form. Y = A.(A+B+C)	(5))			
Q3	²¹⁰ a)	Show the realization of all logic gates using universal logic gates.	²¹⁰ (5)	`			
QJ	b)	Reduce the following function using Karnaugh map method.	(5)				
	IJ,	F(A,B,C,D) = \sum m (1, 3, 7, 11, 15) + \sum d (0, 2, 4)	(3)	,			
Q4	a)	Write the behavioral model of a 4X1 Mux.	(5)	١			
Q.T	b)	Explain various data types used in VHDL.	(5)				
	υ,	Explain various data types asea in vribe.	(0)	,			
Q5	²¹⁰ a)	Draw the circuit diagram of CMOS inverter and explain its operation.	²¹⁰ (5)	١			
٦,	b)	What are the advantages with CMOS logic?	(5)				
	~,	That are are agreemented with owner together	(0)	,			
Q6	a)	What are the differences between sequential and combinational networks?	(5))			
	b)	Draw the logic diagram of 2 bit binary adder and explain its operation.	(5)				
	,		(-)	•			

0.10					2/2		040		
210	210	210	210	210	210	210	210		
	Q7	Draw the logic diagram of	(10)						
	Q8 a)	Write short answer on any TWO : Canonical logic forms					(5 x 2)		
210	2b) c) d)	MOSFET design rules. Flip-Flops	210	210	210	210	210		
210	210	210	210	210	210	210	210		
210	210	210	210	210	210	210	210		
210	210	210	210	210	210	210	210		
210	210	210	210	210	210	210	210		
210	210	210	210	210	210	210	210		
210	210	210	210	210	210	210	210		
210		210		210	210	210	210		