Registration No :																
Total Number of Pages : 02													B.Tech.			
210	COMPUTER ORGANIZATION & ARCHITECTURE BRANCH: CSE Time: 3 Hours Max Marks: 100 Q.CODE: C675 Answer Part-A which is compulsory and any four from Part-B.															21
Q1	a) b)	Answer the f In case of Ze i) Registers The data	ero-ad ii) <i>i</i>	ring d ddres Accu	s inst mulat	ions ructio ors i	: <i>mul</i> n met ii) Pu	<i>tiple</i> thod t sh do	<i>type o</i> he op wn st	o <i>r da</i> erand ack	sh fill ds are iv) (store Cache	ed in		(2 x 10)	
210	c) d)	i) List 210	ii) I coded ii)	Heap PC	²¹⁰ instr	i uctior	iii) Qu 1 iii) Ro	eue is egiste	s ers	tored	iv) St	tack in MDR		210		21
	e) f)	i) OP-CodeThe programi) Frames	ii) Op n is ii) :	oerato divi Segn	ors ded nents	iii) Co into	mma oper iii) Pa	nds able ages	iv) N parts	one c s ca	of the illed iv) S	ment as Sheet	ioned	ee of		
210	g)	execution i) Relative The technique memory	ii) l	Indire	ect	iii)	of Index	with ram	Offse	et s to	iv) Im	i ımedi	nstructi ate	ons.o		21
	h) i)	i) Paging ii) The DMA o i) True In associative	doesn ii)	't m False	ake	use	of th	ne M	1MU	for	bulk	data	trans			
210	j)	and all the i) Delay If, the sub rou pushed	e oth ii) l	ners Miss excee	are ds the	incre iii) priva	ement) Hit	ed l	by o iv alloca	ne,w	hen ayed	hit en the	_ occ	curs.		21
Q2	a)	Answer the f		_	-					type	:				(2 x 10)	
210	b) c)	Perform the numbers in serepresentation Explain Cache	arithm singed n. e Coh	netic d 2's ieren	opera com cy pro	ations pleme blem	35 + ent re	+ 40 eprese	and (entation	on ai	nd si	gned	magni			21
	d) e) f) g)	Write the difference of the Mention what Distinguish be Define strobe	is a vetwee contr	ector n Me ol.	r inter mory	rupt? Mapp	ed I/0	O and	I I/O N	Ларре	ed I/C).		into		
210	h) i) j)	Which techino the physical n Compare RIS Differentiate b	nemo	ry wh	en the	ey are tructio	e requ ons.	iired f	or exe	ecutio	on ? ²¹¹		DIOCKS	INTO 210		21

Part - B (Answer any four questions) Q3 Design a neat labeled diagram of working principle of single bus organization (10)of the data path inside the CPU. Explain the hardware implementation of logical micro operation for AND, OR, (5) XOR and Compliment logic gates? Q4 a) Enlist the types of memory mapping techniques used in cache memory. (10)An instruction is stored at location 300 with its address field at location 301. (5) The address field has the value 400. A processor register R1 contains the no 200. Evaluate the Effective Address if the addressing mode of the instruction is: i) Direct ii) Immediate iii) Relative iv) register Indirect v) Index with R1 as the Index Register Q5 Distinguish between hardwired controlled unit and micro programmed (10)a) controlled unit. Design the memory hierarchy in a computer system. b) (5)Q6¹⁰ a) Explain the importance of different addressing modes in computer (10)architecture with suitable example. How can you illustrate the performance of memory? b) (5)Why does DMA have priority over the CPU when both request a memory Q7 (10)transfer? b) Write short notes on RS-232C, IEEE-488, USB. (5) What is the basic advantage of using interrupt initiated data transfer over (10)transfer under program control without an interrupt? Design the hardware of addition & subtraction of fixed point signed magnitude b) (5) numbers. Q9 Multiple (-7)10 with (3)10 by using Booth's multiplication. Give the flow table (10)of the multiplication. Write short note on TLB. (5) b)