Registration No:												
Total Number of Pages: 03												
3 rd Semester Regular/Back Examination 2017-18 210 SWITCHING THEORY AND LOGIC DESIGN 210												
	BRANCH : CSE											
Time : 3 Hours Max Marks : 100												
Q.CODE: B889												
Answer Question No.1 and 2 which are compulsory and any four from the rest.												
The figures in the right hand margin indicate marks.												
Q1 10	Answer the following	ng questions: n	nultiple type or	dash fill up type	210	(2 x 10)						
a)	How many inputs of		` ,									
	output of the logic ga A.any one of the input	•										
	B.any two of the inpu											
	C.any three of the in	puts										
b)	D.all four inputs One of De Morgan's	theorems states	s that Simply sta	ited. this means that								
210	logically there is no o	lifference betwe	en: ²¹⁰	210	210	2						
	A.a NOR and an AN B.a NAND and an O											
	C.an AND and a NO											
	D. a NOR and a NAN	ND gate with inv	erted inputs									
c)	How many gates wo expression before si											
	A.1	iipiiiicatioii: Xi	· X(X · Z) · 1(.	Λ· <i>Σ</i>)								
210	B.2 210	210	210	210	210	2						
	C.4 D.5											
d)	Before an SOP imple	ementation, the	expression woul	d require a total of h	ow							
	many gates?											
	A.1 B.2											
	C.4											
210 e)	D.5 210 On the fifth clock pul	se. a 4-bit Johns	210 son sequence is	Q0 = 0, $Q1 = 1$, $Q2$	210 = 1 .	2						
-,	and Q3 = 1. On the s	sixth clock pulse			.,							
	A.Q0 = 1, Q1 = 0, Q2 B.Q0 = 1, Q1 = 1, Q2	•										
	C.Q0 = 0, Q1 = 0, Q2											
_	D.Q0 = 0, Q1 = 0, Q2	2 = 0, Q3 = 1										
f)	Determine the outpu 12 flip-flops with an i											
210	A.10.24 kHz	par gigott ii oqa	.a.i.ay	210	210	2						
	B.5 kHz											
C.30.24 kHz D.15 kHz												
	- · · -											
210	210	210	210	210	210	2						
-		-	-									

Q6	a)	Explain the operation of 5-stage twisted ring counter with circuit diagram, state transition diagram and state table.					(10)	
	b)	Draw the circuit of J - low preset.	- K master sla	ave flip-flop with acti	· ·		(5)	
210 Q7		Define an encoder. D			al flow chart?	210	(10) (5)	210
Q8	a)	Draw the logic diagra				peration	(10)	
	b)	usingexcitation table. Write the difference between combinational circuit and sequential circuit						
Q9 ¹⁰	a)	What is a shift register register that shows the					(10)	210
	b)	B. Implement the following a) F1= A (B+C D) + (using NAND gates.			(5)	
210		210	210	210	210	210		210
210		210	210	210	210	210		210
210		210	210	210	210	210		210
210		210	210	210	210	210		210
210		210	210	210	210	210		210