

Registration No:

--	--	--	--	--	--	--	--	--	--

Total Number of Pages : 02

M.TECH

M.TECH 1ST SEMESTER REGULAR EXAMINATIONS, DECEMBER 2017

ADVANCED VLSI TECHNOLOGY

Branch: EC, Subject Code:MECPE1041

Time: 3 Hours

Max Marks : 70

The figures in the right hand margin indicate marks.

PART-A**(2X10=20 MARKS)****1. Answer the following questions .**

- What is the need of clean room?
- How a silicon wafer prepared? What is the crystal structure of silicon?
- What is diffusion? Give one example?
- What do you mean by annealing? Is it necessary?
- Explain oxidation with one example?
- What is photolithography?
- Write down about photo resist materials?
- What is the range of temperature required for oxidation and annealing?
- What is RIE etching?
- Why CMOS used for VLSI/ULSI circuit? Explain?

PART-B**(5 X 10=50 MARKS)****Answer any five questions from the following.**

- Explain the n-well fabrication process of CMOS with neat diagram? **5**
 - Write the VHDL code for a positive edge triggered D- type Flip-Flop. **5**
- Phosphorus is diffused into a uniformly doped p-type silicon with $N_B = 10^{16}/\text{cm}^3$ at 1150°C . Given that the solid-solubility of phosphorus in silicon at 1150°C is $10^{20}/\text{cm}^3$ and the diffusion coefficient at this temperature is $1 \times 10^{-12} \text{cm}^2/\text{sec}$, (a) calculate the total number of phosphorus atoms per unit area of the silicon area of the silicon surface after a predisposition time of 1 hour. (b) if after this, drive in is carried out for 2 hours at the same temperature, what will be the final junction depth and surface concentration? **7**
 - Design a 2×1 multiplexer using CMOS transmission gate. **3**
- Phosphorus is implanted in a p-type silicon sample with a uniform doping concentration of $10^{16}/\text{cm}^3$. If the beam current density is $2 \mu\text{A}/\text{cm}^2$ and the implantation is carried out for ten minutes, calculate the implantation dose. Also find the peak impurity concentration assuming $R_p = 1.1 \mu\text{m}$ and $\Delta R_p = 0.3 \mu\text{m}$. **7**

- b) What is E-Beam lithography? **3**
5. a) Explain the CVD process with neat diagram? **5**
b) How mask has been generated for VLSI circuit? Design the layout of a NAND gate? **5**
6. a) Differentiate plasma etching and RIE etching? **5**
b) Explain wafer cleaning process? **5**
7. a) what is sputtering? Explain different sputtering techniques? **5**
b) Explain Annealing with neat diagram? **5**
8. a) Explain about VLSI design methodology. **5**
b) Explain about the band diagram of a MOS system fabricated on a p-type substrate. **5**
- ==0==