GANDHI INSTITUTE OF ENGINEERING AND TECHNOLOGY UNIVERSITY, **ODISHA, GUNUPUR** (GIET UNIVERSITY) B. Tech (Third Semester - Regular) Examinations, November - 2024 23BCSES23003/23BCMES23001/23BCDES23001 - DIGITAL **ELECTRONICS** (CSE-AIML,DS,CSE) Time: 3 hrs Maximum: 60 Marks **Answer ALL questions** (The figures in the right hand margin indicate marks) PART – A $(2 \times 5 = 10 \text{ Marks})$ CO # Blooms Q.1. Answer ALL questions Level a. Convert 712.5 to binary, hexadecimal and Octal. CO1 К2 b. State De Morgan's Theorems. CO3 Κ1 c. Define "Prime Implicants" in a Karnaugh map? Under what condition a min-term in a CO4 Κ1 group is said to be essential? d. State the difference between "latch" and "flip-flop". CO5 Κ1 e. Draw PIPO Register. CO6 Κ1 PART – B (10 x 5 = 50 Marks)Marks CO # Blooms Answer ALL the questions Level 2. a. Find the following additions: (+14, -9) using 1's complement notation. I. 5 CO2 К3 II. (-16, +11) using 2's complement notation. b. State consensus Theorem and show that: 5 CO3 Κ1 AB+AB'C+BC'=AC+BC' (OR) c. List the "2421" code and "Excess-3" code of decimal digit "0 to 9"in a Tabular 5 CO2 Κ1 form. What are the special properties of these codes? d. Mention the IEEE 754 format for the double precision method and Express the 5 CO2 К2 number (-3.75) as a floating-point number using IEEE single precision. 3.a. For the given function find the minimized form and implement using basic logic 5 gates. CO4 КЗ $F = \Sigma m (1, 3, 5, 7, 9, 15) + d (4, 6, 12, 13)$ b. Write short notes on **any two** of the following: **Binary Multiplier** a) Magnitude Comparator b) 5 CO4 Κ1 c) Decoder d) Encoder (OR)Define Full adder and design it using two half adder circuits and 'OR' gate. 5 CO4 К3 c. The four variable logic function can be expressed as F (A, B, C, D) = Σ m (1, 2, d. 5 CO4 K3 5, 7, 9, 11, 14). Realize the above function using 8 x 1 MUX. 4.a. Explain how a J-K flip-flop can be constructed using D flip-flop. 5 CO5 К6 Differentiate between Mealy and Moore models. 5 CO5 b. К4

Construct the state diagram for the system described in the state table given below. Note that x is the input and A & B are the state variables.

	Present Va	lues	Next State	
x(t)	A(t)	B(t)	A (t+1)	B (t+1)
0	0	1	0	0
0	0	0	1	1
0	1	1	1	0
0	1	0	0	1
1	0	1	1	1
1	0	0	1	0
1	1	0	0	1
1	1	1	0	0
		(OR)		

c. Derive the next state, DO the output table and the в DQ A Q CLK state diagram for the sequential circuit shown in the Figure 5 CO5 below: A D1 DQ AQ

К3

d.	Define race around conditions in JK flipflop and explain how it is avoided by using master slave Flip-flop with its circuit diagram.	5	CO5	К2
5.a.	State shift register types. Explain the principle of a 4-bit Serial-in Parallel-out			К2
	shift register with required diagram.			ΝZ
b.	Design a Decade counter using D-flip flops.			K6
	(OR)			
с.	An 8-bit shift register has the binary equivalent of the decimal number 86 stored			
	in it. Find the base-10 equivalent contents of the register after the following			
	operations have been performed? For each case, assume the same initial state			
	given.	-	606	
	(i) Shift Left 1	5	CO6	K5
	(ii) Shift Right 2			
	(iii) Rotate Right 2			
	(iv) Rotate Left 2			
d.	d. Design a synchronous counter for the following sequence using T flip-flops: 1,			КЗ
	3, 5, 6, 1,			КJ
6.a.	How many $32K \times 8$ RAM chips are needed to provide a memory capacity of 256			
	K bytes? How many lines of the address must be used to access 256K bytes? How	5	CO6	КЗ
	many of these lines are connected to the address inputs of all chips?			
b.	Design a combinational circuit using a ROM. The circuit accepts a three-bit	5	CO6	К6
	number and outputs a binary number equal to the square of the input number.	5	000	κυ
	(OR)			
c.	Differentiate between Static RAM and Dynamic RAM.	5	CO6	K2
d.	A 3-input majority circuits produces the output as '1' when the number of 1's are	-	606	KC.
	more than the number of 0's at the input. Implement it using ROM.	5	CO6	K6
	End of Paper			
	-			